## QUEEN'S UNIVERSITY BELFAST HETEROGENEOUS DATAFLOW FOR HETEROGENEOUS MPSOC FPGA

## JOHN MCALLISTER QUEEN'S UNIVERSITY BEL





## A MAJOR CHALLENGE IN UTILIZING HETEROGENEOUS RESOURCES IS THE DIVERSITY OF DEVICES....

- A PROGRAM OPTIMIZED FOR GPU IS OFTEN VERY DIFFERENT FROM ONE OPTIMIZED FOR CPU 0
- 0
- 0 MORE SLOWLY BUT NEARER TO WHERE ITS OUTPUT WILL BE USED.

ON ONE MACHINE, A SPECIFIC COMPUTATION MAY RUN BEST ON CPU, ON ANOTHER MACHINE IT MAY RUN BEST ON GPU.

EVEN IF A SPECIFIC KERNEL MAY PERFORM BETTER ON THE GPU, IF THE GPU IS OVERLOADED AND THE CPU IS IDLE, IT MAY BE BEST TO BALANCE THE WORKLOAD BETWEEN THE TWO, OR IT MAY BE BEST TO PLACE COMPUTATION SOMEWHERE IT RUNS

> Portable Performance on Heterogeneous Architectures Phothilimthana, Ansel , Ragan-Kelley, Amarasinghe

> > **ASPLOS 2013.**













![](_page_8_Picture_0.jpeg)

![](_page_9_Figure_0.jpeg)

```
1: procedure FSME (R, C)
       for i \leftarrow 0: 17 do
2:
         for j \leftarrow 0: 21 do
 3:
           for k \leftarrow 0: 31 do
 4:
 5:
               for l \leftarrow 0: 31 do
 6:
                  s \leftarrow 0
                  for m \leftarrow 0: 15 do
7:
8:
                     for n \leftarrow 0: 15 do
                       s \leftarrow s + R[16i + k + m][16j + l + n]
9:
                         -C[i+m][j+n]
10: return s
```

![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

1:	<b>procedure</b> LOOPSTATEMENT $(\mathbf{m}[8], b, s, t)$
2:	$s \leftarrow 0$
3:	for $i \leftarrow 1:8$ do
4:	$t \leftarrow m\left[i\right] + b$
5:	$s \leftarrow s + t;$
6:	return s

1: procedure CONDITIONALSTATEMENT (n, p)2: if n > p then 3: p = n4: else 5: p = p6: return p

![](_page_11_Figure_3.jpeg)

![](_page_11_Figure_4.jpeg)

![](_page_11_Figure_5.jpeg)

![](_page_12_Figure_0.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Figure_0.jpeg)

![](_page_14_Figure_1.jpeg)

Synthesis results and comparison. (a) T; (b) Clk (MHz); (c) DSP48E; (c) LUTs  $(\times 10^3)$ ; (e) T/DSP; and (f) T/LUT. Fig. 10.

Matrix-Vector Conversion: SDF

![](_page_15_Figure_1.jpeg)

Matrix-Vector Conversion: C-SDF

![](_page_15_Figure_3.jpeg)

![](_page_15_Picture_4.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

Optimized synthesis—cost, performance, efficiency: (a) T; (b) clk (MHz); (c) BRAM; (d) LUT; (e) T/DSP; (f) T/BRAM; and (g) T/LUT. Fig. 14.

(b)

(c)

![](_page_16_Figure_5.jpeg)

![](_page_17_Picture_0.jpeg)